I. INTRODUCTION T HE study of formal models of digital systems in recent times has been limited primarily to the Boolean logic gate model in which a system consists of a set of unidirectional logic elements (gates) connected by one-way, memoryless wires. In contrast to this restricted model, designers of digital systems implemented in metal oxide semiconductor (MOS) technology [1] can utilize a wide variety of design techniques. In MOS, the field-effect transistor serves as the basic logic element acting as a voltage-controlled switch connecting two nodes with a low resistance when turned on and a very high resistance (essentially infinite) when turned off. The wires have sufficient capacitance and can be isolated from one another well enough to store information as charge; a technique known as dynamic memory. These elements can be used to build not only conventional Boolean logic gates, but also such structures as precharged logic, pass transistors networks, dynamic and static memory elements, and several varieties of buses. The Boolean gate model cannot describe the behavior of these structures in a satisfactory way.
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I. INTRODUCTION T HE study of formal models of digital systems in recent times has been limited primarily to the Boolean logic gate model in which a system consists of a set of unidirectional logic elements (gates) connected by one-way, memoryless wires. In contrast to this restricted model, designers of digital systems implemented in metal oxide semiconductor (MOS) technology [1] can utilize a wide variety of design techniques. In MOS, the field-effect transistor serves as the basic logic element acting as a voltage-controlled switch connecting two nodes with a low resistance when turned on and a very high resistance (essentially infinite) when turned off. The wires have sufficient capacitance and can be isolated from one another well enough to store information as charge; a technique known as dynamic memory. These elements can be used to build not only conventional Boolean logic gates, but also such structures as precharged logic, pass transistors networks, dynamic and static memory elements, and several varieties of buses. The Boolean gate model cannot describe the behavior of these structures in a satisfactory way.
This mismatch between the formal model and the circuit technology has deterred the development of methods for describing and simulating the logical behavior of MOS digital systems. A number of logic simulators for MOS systems have been developed by extending the Boolean gate model with additional logic states (e.g., "high impedance," "charged 0," "charged 1," etc.) and special logic elements (such as unidirectional pass transistor models) [2] - [4] , but these extensions lack any mathematical basis and are limited in their generality and accuracy. Inevitably, the user must translate the design into a form compatible with the simulator, and the resulting simulation is inherently biased toward the user's understanding of the functionality of the circuit. Other analytic techniques developed for other forms of logic circuits such as race detection and fault modeling have not been applied successfully to MOS circuits due to this lack of an adequate logic model.
The switch-level model [5] , [6] has been developed to describe the logical behavior of MOS circuits. In this model a network consists of a set of nodes connected by transistor switches, with node states 0, 1, andX representing low, high, and invalid (or uninitialized) voltages, and with transistor states 0, 1, and X representing open, closed, and indeterminate switches. Transistors have no assigned direction of information flow and are assigned different strengths to model the effect of their relative resistances in ratioed circuits. Several types of transistors are provided to model different logic families (e.g., CMOS, NMOS). Nodes retain their states in the absence of applied inputs, giving an idealized model of dynamic storage. Nodes are assigned different sizes to model the effects of their relative capacitances in charge sharing. In keeping with the concept of a logic model, all state and parameter values are from small discrete sets, and the electrical operation of a circuit is modeled in a highly idealized way. By developing a special model for MOS systems, we achieve greater generality, accuracy, and mathematical rigor than ad hoc extensions of the Boolean gate model. The network model described here bears many similarities to the connector-switch-attenuator model of Hayes [7] , [8] , except that our transistors act as both switches and attenuators, and our approach to computing the network function is quite different, as will be described later.
Several logic simulators have been implemented based on switch-level models [9] - [11] . These programs have simulated a large variety of MOS designs, including ones containing over 10000 transistors. Switch-level simulators operate fast enough that it becomes practical to perform full chip simulations for thousands of clock cycles. Furthermore, since the switch-level network corresponds closely to the 0018-9340/84/0200-0160$01.00 © 1984 IEEE actual circuit, it can be derived directly from the mask specification by a relatively straightforward circuit extraction program [10] . This allows an unbiased test of the circuit as it will actually be fabricated.
Unlike logic gate networks in which the node states can be adequately described by a two-valued Boolean algebra, MOS circuits require a three-valued ternary algebra with the third or "X" state indicating an invalid logic level (i.e., a voltage which may lie between the two logic thresholds). Such states can arise due to improper charge sharing or short circuits (generally transient) even in properly designed systems. As with logic gate networks, this state can also be used to indicate an uninitiAlized node and can be used in ternary simulation algorithms for race and hazard detection [12] . In introducing this state, we must describe the behavior of a network in the presence of X states in a way which is neither overly optimistic (i.e., ignoring possible error conditions), nor overly pessimistic (i.e., spreading X's beyond tthe region of indeterminate behavior). Furthermore, if the model is to form the basis of a simulation program, it mnIt have an efficient implementation. We will show in this" paper that thesd goals can be achieved for the switch-level model. As Breuer has discussed [ 13] , using this third state in cases where the node is in a "valid but unknown" condition can give overly pessimistic results because ternary logic does not obey the Law of Excluded Middle. Some digital systems rely bn the Law of Excluded Middle when first powered up to assure that all feedback paths are initialized to valid logic levels, and hence, the system will be in some valid, but unknown initial state. Simulators which begin with all nodes set to X do not capture this property. For example, when power is first appl-ied to a bistable circuit such as a flip-flop, the two outputs Q and Q must satisfy the equation Q + Q = 1, but with ternary logic [14] X + X = X. No known algorithm, however, can utilize information about "valid but unknown" logic values in a completely general way, except by resimulating the network with such nodes set to all combinations of Boolean values. In fact, a rigorous modeling of the effects of unknown but valid states would require determining j3oolean satisfiability, an NP-complete problem [15] . Thus, to avoid an exponential algorithm, we shall not attempt to distinguish between "unknown but valid" and "invalid" logic levels. Instead we will use the single value X and at times err-on the side of pessimism.
In this paper we will describe the network model and derive a method for expressing the excitation state of a switchlevel network in terms of a graph model. In this model the excitation state of a node is defined in terms of a set of paths in an undirected graph with vertices corresponding to the network nodes and edges corresponding to-the transistors in the I and X states. By carefully defining the concepts of rooted paths and path blocking, we provide a unified expression of the wide variety of ways states are formed in MOS circuits. We can also determine the effect of nodes and transistors in the X state in a uniform and consistent way, and several important properties of the excitation function can be proved.
,The graph theoretic approach presented here has several advantages over the lattice theoretic approaches presented by Bryant [5] , [6] , Hayes [7] , [8] , and Ullman [16] . is stored in a switchlevel network both in feedback paths and as charge on the storage nodes. Thus, although the switch-level model differs from both relay and logic gate models in the way states are formed and stored, these models describe the logical behavior of systems in similar ways.
Given a method for computing the excitation state, a'"unit delay" logic simulator can be implemented which simulates the operation of a network by repeatedly computing the excitation states for the nodes and setting the nodes to these states until a stable state is reached. That is, with the nodes in initial state y, the network is simulated until it stabilizes in a state Y k-kimaxstep Ek(y) where the superscript k denotes k applications of the function E. The program MOSSIM II simulates the effect of each change in clock or data inputs in this way. It presents the user with a timing model in which transistors switch one time unit (i.e., one application of E) after their gate nodes change state. Such a timing model tells little about the speed of a circuit but usually suffices to describe the logical behavior. As with other unit delay simulations, this computation may not reach a stable condition due to oscillations in the circuit, and hence, the program places an upper bound on the number of steps simiulated. Thus, a method for computing the steadystate response of a network provides the key to applying the switch-level model.
IV. TERNARY LOGIC The X state represents an uncertain or invalid node logic level or transistor conductance. Such states can arise during the normal operation of a MOS circuit due to (generally transient) short circuits or improper charge sharing, and hence, the switch-level model must take account of these states in a reasonable way. The use of a third or undefined logic valute has been studied extensively for relay and logic gate net.Vorks [12] - [14] , and we will define its effect in switch-level networks in a similar way. In fact, switch-level simulations of logic gates implemented with conventional CMOS and NMOS circuit structures yield the same results as would a three-valued logic gate simulator.
We will refer to the set T = {0, 1, X} as the ternary domain and its subset B = {0, 1} as the Boolean domain. The elements of T are partially ordered 0 < X and 1 < X as denoted by the following ordering diagram: In the terminology of graph theory [18] , a switch graph is classified as a "vertex-weighted, edge-weighted, undirected multigraph," where the weights indicate the sizes and strengths of the corresponding nodes and transistors, and a pair of vertices can have more than one edge between them.
The effect of the initial voltage of one node on the steadystate voltage of another through a series of conducting transistors is described in terms of a rooted path consisting of the vertex representing the origin node (the 4root"), the edges representing the transistors, and the vertex representing the final node in the path (the "destination"). That is, a rooted path is blocked if at some vertex along the path there is a stronger rooted path to this vertex. Blocked paths fall into two categories. First, any rooted path to a vertex with strength less than the strongest path to that vertex will be blocked because any charge that could be supplied along that path would be inconsequential compared to the charge supplied by the stronger path. Second, even a path of maximum strength to a vertex may be blocked at some intermediate vertex because the charge that could be supplied along the path by the initial node is diverted by some other charge source at the intermediate node. the paths with root vertex Gnd will not be blocked. The charging paths will be blocked because this charge will be removed by the current from node Gnd. Hence, paths containing cycles have no importance in the formation of the steady-state response. The steady-state response is defined in terms of the relation P(z). (3) as the minimum of the size of the root and the strengths of the edges (both 1-edges and X-edges).
Path blocking is defined for ternary switch graphs in a slightly peculiar way, the reason for which will soon be' come clear. First, we will show that the relation P(z) is monotonic with respect to z.
Lemma 2: If z' <z then jP(z')i jP(z)i.
To prove this, observe that state z can differ from state z' only in that for some values of i, zi = X while Z! = 1 or z = 0. The switch graph S(z) can contain X-edges which are either 1-edges or are absent in S(z'), but it cannot differ otherwise. Therefore any path p in the switch graph S(z') must be present in S(z) and have the same strength. On the other hand, the set of definite paths in S(z) will be a subset of those in S(z'). Thbrefore, if a path is not blocked in S(z'), it will not be blocked in S(z).
Second, we will show that the relation P(z) contains only those node pairs which will be connected by an unblocked path for some assignment of Boolean states to the transistors in the X state. That is, the Boolean switch graph S(z') is constructed by replacing the X-edges along path p in S(z) with 1-edges, and eliminating all other X-edges. Clearly, path p will be present in S(z'), but we must prove that it will not be blocked. Suppose path p is blocked and let q equal the shortest path in S(z') such that for some initial segment p' of p, Dest(p') = Dest(q), and p1I < ql. Fig. 6 shows examples illustrating the use of ternary switch graphs in evaluating the steady-state response function. The first example shows the switch graph corresponding to an NMOS inverter with an X on its input along with a pass transistor with a 1 on its gate. There are unblocked paths with vertices Vdd and Gnd as roots and vertex b as destination (the path from Gnd is not definite and therefore does hot block the path from Vdd), and hence the steady-state re-sponse at node b equals lub(0, 1) = X. That is, the uncertainty represented by the X on the inverter input creates an uncertain voltage at b. The second example shows the switch graph corresponding to the same circuit, but with the inverter input equal to 1 and the pass transistor gate equal to X. There are unblocked paths with vertices Gnd and b as root and vertex b as destination (the driving paths do not block this charging path because they are not definite). Hence, the steady-stateresponse at node b equals lub(O, Yb), i.e., it equals 0 if node b was previously in state 0 and equals X, otherwise.
VI. STABILITY OF THE STEADY-STATE RESPONSE
The steady-state response was described informally by an analogy with the set of steady-state node voltages in an electrical circuit. Frbom this analogy, we would expect that once the nodes reach their steady states, they will refmain there until some transistor or input node changes state. That is, if y= F(y, z) theny' = F(y', z). This property also has practical applications in implementing a simulator because it indicates that the steady-state response tori some region of the network need not be recomputed unless some input node or transistor in the region has changed state. To prove it, we will first-show that the path relation P(z) is 3) s' consists of a-path described by-one of the first two cases with one or more cycles removed. Since removing a cycle creates a path with greater or equal strength than the original, and since the original path was not blocked, s' cannot be blocked. Thus, the relation P(z) is transitive.
To prove the "only if" part, suppose that jP(z)l. Then vertex v, satisfies jP(Z)j because the length 0 path with root vj is an initial segment of any path from vj to vi, and hence must not be blocked. Therefore, j satisfies the requirements for k.
From Lemma 4 we can see that vj for some k,jP(z)k and kP(z)i} = {vj IjP(z)i}.
We are now ready to prove the stability of the steady-state response. We have shown that the steady-state response of a switchlevel network can be described in terms of the paths in a switch graph, and we have proved several important properties about the nature of the steady-state response function using the switch graph formalism. As a further step toward the development of a switch-level simulation algorithm, we will develop a simple discrete algebra with which the steadystate response can be expressed in terms of a set of matrix equations. A method for solving these equations then forms the basis of the simulation algorithm. Our development adapts the technique of evaluating paths in graphs with a cost function defined over a closed semiring algebra [19] to take account of path blocking.
A. An Algebra ofRooted Paths Let S denote the set S -{A, K11
. .
.*, Kmax, 7, *Y , 9 ymax, (0 where the elements of this set are totally ordered A < KI < < K< Kmax < YI < ...< Ymx < . This set consists of the set of possible path strength values along with a new value A to represent the absence of an unblocked path. We will define an algebra over elements of S with a "sum" operation + yielding the maximum of its arguments and with a "product" operation * yielding the minimum of its arguments. The algebra (S, This algebra is quite primitive, particularly due to the lack of inverses for the operations + and . However, it is still useful to view the functions ."maximum" and "minimum" over path strengths as sum and product operations because they-obey many of the same properties of arithmetic addition and multiplication. Furthermore, this approach leads naturally to a matrix notation because for`any n, the algebra (S , +nq, .,On, In) also obeys the properties listed above, where Snxn denotes the set of all n x n matrices with elements in S, + n and *n denote matrix "addition" and "multiplication," i.e., [ These properties are by no means exhaustive. In fact, they would be satisfied by the function which simply yields its first argument.
B. From Paths to Equations
We can use this algebra to evaluate the sets of rooted paths in a switch graph. 
qi. (7) k=l,n The simulation algorithm we will present shortly computes the steady-state response for a set of nodes by first computing the values qi, to determine the strength of the strongest definite path to each node. Then the values ui and di are computed, effectively tracing all unblocked paths for which the root nodes have initial states 1 or X and 0 or X, respectively. Finally, (8) is applied to give the new state of each node.
C. Fixed-Point Equation Form
Equations (5)- (7) This theorem is a special case of a well known theorem in lattice theory [21] regarding the least fixed point of a continuous function over a complete lattice. For finite domains, any monotonic function is continuous. In general, a function can have many fixed points, but any monotonic function has a unique least (minimum) fixed point.
To apply this theorem to our problem, consider the set of vectors of length n with elements in S, denoted Sn Therefore, Theorem 3 can be applied to show that q is the minimum solution of the equation q = s + GI * q.
In general, (9) can have more than one solution, but solutions other than the minimum include the effects of false paths consisting of sets of edges in cycles with no root nodes, and hence are of no interest. Similarly, (6) and (7) (11) Equations (9)- (1 1), along with (8) , express the value of the steady-state response function for a switch-level network in a very concise way, especially considering the wide variety of behaviors seen in MOS circuits and the subtleties of path blocking and transistors in the X state.
D. Example
As an example of the fixed-point equations for the steadystate response, consider the switch graph of Fig. 6(b) representing an NMOS inverter with a 1 on its input followed by a pass transistor with an X on its gate. Assume that all storage nodes have size K1, and that nodes a, b, Vdd, and Gnd are labeled nl, n2, n3, and n4, respectively. Assume also that the initial state of node a is 1 and of node b is 0. The fixed-point equation for q is then q,
The first set of equations has minim'um solution ul = u2 = U4= A, and U3 = w, while the second set has minimum solution d1 = d2 = y2, d3 = A, and d4 = w. Therefore, node n3 has steady-state response 1, while all others have steady-state response 0. If, on the other hand, node b had either 1 or X as initial state, we would obtain a solution with U2 = K1 and all other elements of u and d the same, giving a steady-state response on b of X.
VIII. SOLUTION ALGORITHM
As the first step in implementing a switch-level simulator based on the formal model, we will develop an algorithm for solving fixed-point equations of the form of (9)- (1 1 (12) and where the sets Pi are subsets of the set {1, * * , n} describing the (presumably sparse) interconnections in the network. As an example, for storage node ni, (9) - (1 1) 
which has a mimimum solution q1 = Y2, q2 = K1, and (15) where the set Ii represents the set of input nodes connected to ni by a transistor in the 1 or X state, and the set Pi represents the set of storage nodes connected to node ni by a transistor in the 1 or X state. By separating the terms representing connections to input nodes from those representing connections to storage nodes we take advantage of the property that any rooted path passing through an input node must be blocked, and hence input nodes serve to isolate portions of the network from each other. Furthermore, we do not need to compute the new states of the input nodes because their states are not affected by the network operation. and We will assume that the functions fj are both monotonic and nonincreasing where a function g is said to be nonincreasing if for every argument x, g(x) ' x. Clearly, the operation * is nonincreasing, the scalar operation -is nonincreasing in its first argument, and any composition of nonincreasing functions is nonincreasing. This property of functions reflects the property of switch graphs that no path can be stronger than any of its initial segments, which in turn reflects the resistive nature of the transistors. We will also assume that our equations are symmetric withfj = fji for all storage nodes ni and nj, and with j E Pi if and only if i E Pj.
The following program solves (12) where L denotes some data structure such as a stack in which elements can be inserted (put) and removed (get) in unit time. The queueing discipline used is not important. To analyze the complexity of our algorithm, let s equal the size of the set S, i.e., the number of different node sizes and transistors strengths, and t equal the number of transistors. Assuming each node is the gate, source, or drain of some transistor, the number of nodes n must be less than or equal to 3t. In procedure SOLVE1, each node is updated at most s times, and the combined effort to puting the excitation state of the network and setting the nodes to their excitations until a stable state is reached. The coding of the phase simulation routine will be described in detail shortly.
B. Network Generation Networks are specified to MOSSIM II in a standard file format so that they may be-generated by a number of different sources. The network file consists of a series of node and transistor declarations, with each node declaration specifying the node size and name, and with each transistor declaration specifying the transistor type, strength, and the names of the gate, source, and drain nodes. Two common ways to generate networks are by writing a program in the network description language NDL, and by running a circuit extraction program on the mask descriptions [10] . These two ways allow a design to be verified at two key points in the design process: after the initial logic design and after chip layout. The language NDL allows the user to specify a design as a hierarchy of nets where each net contains declarations of nodes, transistors, and calls to other nets. Nodes are named according to the calling path in the net hierarchy so that each node has a unique namelthat can be referenced within the simulator. This language is implemented as an extension to the programming language Mainsail [22] so that the full power of a programming language can be used in describing a network. MOSSIM II has also been integrated into design environments such as silicon compilers by generating the network files from their internal databases.
It is also possible to incorporate function blocks into a switch-level network where a function block is a logic element with inputs, outputs, and internal state, and the behavior is described in terms of a function mapping the input and old state values into output and new state values. This permits the user of a switch-level simulator to represent sections of a design at an abstract functional level and other sections at a more detailed transistor level. Function blocks are implemented in MOSSIM II with the functional behavior given by a user-coded procedure which is invoked each time one of the inputs to the block has changed.
C. User Interface
In implementing several simulators we have found that writing the code for the user interface requires more time and effort than coding the underlying simulation algorithm. However, a well-designed interface can greatly help the user perform the difficult task of testing and debugging a complex logic design.
Testing a VLSI logic design and locating the errors has many of the characteristics of debugging a large computer program. The logic networks are large and complex, and the errors are often caused by subtle interactions between different components. For this reason the user interface for MOSSIM II was patterned after interactive software debuggers. A simulation session proceeds interactively, starting by reading in a network, defining a clocking scheme, and declaring which nodes are to be observed during simulation. Then the user can give commands to simulate the network for a number of clock cycles, probe or set the state of any node in the network, force a value into the network by temporarily turning a storage node into an input node, save and restore the network state, and set a breakpoint which interrupts the simulation when a specified condition occurs. Furthermore, the user can write a program that is linked in to provide commands to the simulator, thereby allowing unlimited extensions to the user interface.
D. Phase Simulation
The basic operation seen by the user is the simulation of a phase. We will give a slightly simplified description of how this routine is implemented in MOSSIM II, using an informal programming notation similar to Pascal. We will depart from the vector notation used earlier and instead represent the network as a set of records with pointers between them to represent the interconnections in the network. Nodes (8) .
procedure VICINITY_RESPONSE(C, node): The fourth column of the table helps explain these performance characteristics. This column lists the average number of events per clock cycle simulated, i.e., the total number of nodes perturbed during the clock cycle. We can see that the simulation of the Manchester circuit has about five times more events per clock cycle because every bit position of the carry logic is precharged and selectively discharged each clock cycle, whereas the carry logic of the ripple circuit is only activated when a carry is propagated. Furthermore, the switch-level simulation of the ripple counter involves slightly more events than the gate-level simulation due to the lower level of representation. Dividing the CPU time per clock cycle by the number of events, we see that the two switchlevel simulations require about 1 ms per event, whil'e the gate-level simulation requires less than half this amount. Given that the switch-level simulator must compute the effect of a pe6hrbed node by dynamically tracing a vicinity and solving ' set of equations, while the logic gate simulator simply applies table-lookup to compute the gate function, this ratio is surprisingly small.
The performance characteristics of these three examples match our overall experience with switch-level simulation. In evaluating the performance of MOSSIM II for a wide variety of circuits, we have found that the average CPU time per event simulated remains constant at about 1 ms regardless of the nature of the circuit to be simulated, the presence of X states, etc. Since this time includes the overhead for such activities as event list manipulation, we would expect a gatelevel simulator to have some speed advantage, but only' by a constant factor. On the other hand, the average number of events per clock cycle simulated depends greatly on the "duty cycle" of the circuit, i.e., the percentage of transistors changing state each clock cycle, as well as on the circuit size. Such MOS design techniques as precharged logic lead to much higher duty cycles than is found in typical logic gate designs.
XI. CONCLUSION
In this paper we have presented a network model which closely matches the structure of MOS circuits, derived a method for expressing their logical operation in terms of a graph rnodel, and shown how alogic simulator canbe implemented which sinulates the network operation by repeatedly solving a set of fixed-point equations in a simple discrete algebra., Experience has shdwn that this form of simhlator operatese at sufficient speed to be practical for very large circuits while realistically modeling many of the subtleties of MOS circuits. This paper has demonstrated the value of developing a formal niodel as the basis of a logic simulator. It allows many of the hnore subtle aspects of the simulator sucH Aas the modeling qf the X state to be dealt with in a tigorous mannef., Furthermore, the actual algorithm and its optiminzAti6ns can be broken down into individual parts and analyzed individually. 4Inthis paper we have described switch-level simulation as a s6ftWare algorithm and have compared it to other software simiulators. Recently, special purpose systems [23] for logic simulatioin liave been constructed which substantially improve on the speed of software running on a general purpose computer. These systems Were designed primarily for simulating logic gate networks,,although methods for performing switch-level simulation on them have been proposed [24] .
We are currently investigating the design of a hardware simulator based on the algorithm presented in this paper. Logic simulation has a high degree of potential parallelism, and the basic relaxation operations of our algorithm are very simple. Hence, switch-level simulation seems well suited for hardware implementation. 
